



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 10/064,612      | 07/31/2002  | Tom-Chin Chang       | 9154-US-PA          | 6857             |

43831 7590 02/23/2006

BERKELEY LAW & TECHNOLOGY GROUP  
1700NW 167TH PLACE  
SUITE 240  
BEAVERTON, OR 97006

EXAMINER

SETH, MANAV

ART UNIT PAPER NUMBER

2625

DATE MAILED: 02/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

|                              |                                      |  |  |
|------------------------------|--------------------------------------|--|--|
| <b>Office Action Summary</b> | <b>Application No.</b><br>10/064,612 | <b>Applicant(s)</b><br>CHANG, TOM-CHIN |  |
|                              | <b>Examiner</b><br>Manav Seth        | <b>Art Unit</b><br>2624                |  |

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 13 February 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Response to the Amendment*

1. Amendment filed on February 13, 2006 has been entered in full.
2. Applicant's amendments to the specification have been fully entered and are persuasive; therefore, objections on specification have been withdrawn.
3. Applicant's arguments with respect to 35 USC 112, 2<sup>nd</sup> paragraph rejection have been fully considered and therefore the 35 USC 112, 2<sup>nd</sup> paragraph, rejection on the respective claims has been withdrawn.
4. Applicant's arguments to the claims have been fully considered but are not persuasive.

### *Response to Arguments*

5. Applicant's arguments regarding the prior art rejections under Ishizuka on page 13 of the amendment filed on February 13, 2006 have been fully considered but are not persuasive.
6. In the 1<sup>st</sup> paragraph on page 13 of the Amendment, Applicant argues in substance:
  - a. *Nowhere does the patent to Ishizuka teach "black correction".*

Examiner respectfully disagrees. Examiner clearly cited the black correction in Ishizuka in last paragraph of page 4 and second paragraph of page 6. However, examiner respectfully directs applicant to (col. 6., lines 30-61; col. 8, lines 45-57).

*Claim Rejections - 35 USC § 103*

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishizuka, U.S. Patent No. 5,262,873.

**Claim 1** recites "An image correction method able to avoid error images, comprising: obtaining a first correction digital signal by scanning a first correction document during black correction, and extracting only a plurality of last bits of the first correction digital signal; and obtaining a second correction digital signal by scanning a second correction document during white correction, and extracting only a plurality of first bits of the second correction digital signal". Ishizuka, as a prior art, starts with teachings of a correcting device in which a white correction digital signal is obtained by reflecting a light from light source by a white reference (e.g. document) provided in the scanner (col. 3, lines 65-68 through col. 4, lines 1-3). Ishizuka further discloses "Since the scanner is generally characterized by the white signals between adjacent pixels or within a range of a small number of pixels being similar to each other, the difference between the adjacent pixels is, for example, between 1 and several tens of percentage points of the full scale. Therefore, the value representing the difference is small with respect to the number of bits of the output of the A/D converter 101, and the number of bits required for the memory 103 can thus be reduced, saving the capacity of the memory 103" (col. 4, lines 43-52). Ishizuka further discloses

“The output of the A/D converter 101 other than one to a few bits of the minimum resolution (LSB) side of the output of the A/D converter 101 is input to the subtracter 105, and the result of the subtraction is stored in the memory 103” (col. 5, lines 22-30) where the other bits other than LSB (a plurality of last bits) are MSB (or a plurality of first bits). From the above disclosure by Ishizuka it is clear that after white digital correction signal is obtained, the number of bits representing the white digital correction signal are reduced with respect to the small memory size and only a plurality of first bits (MSBs) of white correction digital signal are extracted.

Ishizuka further teaches a correcting device which obtains a dark (black) correction digital signal for each of the bits of the scanner by reading a black reference (document) or by turning off a light source and then by performing reading by the scanner under the darkest condition (col. 6, lines 56-61). Ishizuka further teaches “since the dark signal has a number of bits smaller than that of the effective signal, the number of bits of the quantized value of the dark signal is less than N. Since a value having a number of bits smaller than N is stored in the memory, the capacity of the memory can be saved (col. 7, lines 53-58). Ishizuka does not explicitly or specifically teach extracting the plurality of last bits of the black correction signal but does teach using fewer bits of the black correction signal, thus using the reduced memory size.

As discussed before, Ishizuka clearly teaches the white correction process by disclosing “Since the scanner is generally characterized by the white signals between adjacent pixels or within a range of a small number of pixels being similar to each other, the difference between the adjacent pixels is, for example, between 1 and several tens of percentage points of the full scale. Therefore, the value representing the difference is small with respect to the number of bits of the

output of the A/D converter 101, and the number of bits required for the memory 103 can thus be reduced, saving the capacity of the memory 103" (col. 4, lines 43-52) and further discloses extracting plurality of first bits (MSB) to represent the white correction value and thus leaving behind LSB of minimum resolution (or contrast) (col. 5, lines 22-26). Similarly, Ishizuka performs black correction and apparently black being very small in value, all the pixels can be represented by the smaller number of bits. Further emphasizing, it is a well-known technical fact, that black occupies one end and white occupies another end of the grayscale range. Therefore, it would have been obvious for one of ordinary skill in the art at the time of invention was made in view of this well-known technical fact such that if MSB or plurality of first bits of white correction signals are selected for white image correction, as done by Ishizuka, LSB or plurality of last bits of black correction will be selected for black image correction, as black occupies one end and white occupies another end of the grayscale contrast range and Ishizuka does teach **the scanner (or image extracting device) is generally characterized by the white signals** as discussed before, whereas black correction is done when there is no light source or using black reference, thus the black correction signal being too small, and further white correction extracts high resolution MSB side bits leaving behind low resolution LSB bits and since black correction represents very small value, the selection of bits from the LSB minimum resolution side is obvious.

Ishizuka further discloses that in order to reduce memory size, a common memory is used by both a white signal correcting device and a dark (black) signal correcting device, and these two correcting devices are formed as one unit and figure 9 shows that one unit (col. 8, lines 35-44). Ishizuka further discloses the method performed by this single unit where, (a) **first**, a black correction digital signal is obtained (col. 8, lines 45-47) and the black correction digital signal (a

Art Unit: 2624

plurality of bits) is stored in the four leftmost bits of the flip-flop 303 (col. 8, lines 55-57), and (b) **second**, a white correction digital signal is obtained (col. 8, lines 58-60) and the white correction digital signal (a plurality of bits) is stored in the four rightmost bits of the flip-flop 303 (col. 8, lines 63-66).

**Claim 2** recites “the method according to claim 1, the extracted last bits of the first correction digital signal are stored in a memory”. As discussed in the rejection of claim 1, the extracted bits of the both dark and white correction digital signals are stored in memory. Therefore, Claim 2 has been similarly analyzed and rejected as per claim 1.

**Claim 3** recites “the method according to claim 2, wherein the memory includes a random access memory”. As from the definition, RAM or random access memory is a memory that can be written and read. Memory, 303, has been discussed in the rejection of claim 1. Therefore, claim 3 has been similarly analyzed and rejected as per claims 2 and 1.

**Claim 4** has been similarly analyzed and rejected as per claims 1-3.

**Claim 5** has been similarly analyzed and rejected as per claims 4 and 1-3.

**Claim 6** has been similarly analyzed and rejected as per claim 1.

**Claim 7** has been similarly analyzed and rejected as per claim 1.

**Claim 8** has been similarly analyzed and rejected as per claim 1.

**Claim 9** recites “the method according to claim 8, wherein the image extraction device includes a charge-coupled device”. Ishizuka discloses a image sensor, 53, as an image extraction device in figure 9 and CCDs (charge-coupled devices) are well known to be used as image sensing or extracting devices in devices such as scanners, cameras, copiers, etc.

**Claim 10** has been similarly analyzed and rejected as per claims 8 and 1.

**Claim 11** has been similarly analyzed and rejected as per claims 10, 9, 8 and 1.

**Claims 12-22** have been similarly analyzed and rejected as per claims 1-11.

### ***Conclusion***

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be




Art Unit: 2624

calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Manav Seth whose telephone number is (571) 272-7456. The examiner can normally be reached on Monday to Friday from 8:30 am to 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bhavesh Mehta, can be reached on (571) 272-7453. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
**BHAVESH M. MEHTA**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2600**

Manav Seth  
Art Unit 2625  
February 17, 2005